회원 및 비회원 모두 열람이 가능합니다. 최대 업로드 가능한 용량은 20MB 입니다.
1. 모집 내용
· 모집부문: 한국 퀄컴 Engineer
· 급여 : 채용시 협의
2. 전형방법
• 상시 채용
• 1차: 서류전형(우선 지원자에 한해 서류 전형 진행 후 개별 연락)
• 2차: 기술 면접전형
3. 자격 요건
· 전자/전기/컴퓨터 공학 계열 전공자
· 병역 완료/면제자
· 보훈대상자 우대
· 영어회화와 작문 가능한 자
· 기술 요건 : 아래 각 포지션별 요건 참조
4. 서류 접수 방법
• Qualcomm website 통한 On-Line지원
https://jobs.qualcomm.com/login/login.xhtml 로 접속
→ New users 등록 후 로그인
→ 첫 번째 페이지(https://jobs.qualcomm.com/locations/korea.asp)우측의
“All South Korea- Seoul” 클릭
→ Job opening list에서 지원하고자 하는 Job Title 클릭
→ 지원서 작성 후 영문 이력서 첨부
· 서류 접수에 통과하신 분들은 개별 연락을 드릴 예정입니다.
5. 모집 부문
Title:
Yield Engineer
Job Function:
Candidate will be responsible for improving yield and device performance of advanced logic, RF/analog, and power management products during all phase of product life cycle including development, production ramp, and high-volume manufacturing. Responsibilities include the following:
· Apply advanced diagnostic tools and analysis of product data to determine root causes of yield loss
· Drive reduction of systematic and random yield limiters in the fabrication process with semiconductor foundries
· Drive yield improvement activities internally at Qualcomm to improve design, test, and characterization practices
· Apply yield modeling methodologies and statistical forecasting techniques to develop yield forecasts for business planning
· This role requires interfacing with process development teams, product and test engineers, quality engineers, and procurement specialists. Good communication, teamwork, and analytical skills are required.
Skills/Experience:
Minimum 7 years experience in process integration, device engineering, and/or process development in wafer fab. Knowledge of DFT, device physics, reliability failure mechanisms, patterning processes, and chemistry/physics of wafer fabrication processes are also required. Knowledge and practical use of statistical methods including SPC, DOE, and RSM, and statistical or yield analysis software such as JMP, DataPOWER, or Minitab is a plus.
Keywords:
Yield, process integration, device engineering, defect density
Educational Requirements:
Master's or Doctorate in Electrical Engineering, Physics, Materials Science, or related discipline required
Work Location:
San Diego, California, USA